Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/66506
Title: Machine learning on the output of quartus opencl compiler
Authors: Soe, Lynn
Keywords: DRNTU::Engineering
Issue Date: 2016
Abstract: OpenCL-based high-level synthesis framework is getting popular to used for pro- gramming FPGA as a number of commerical and research frameworks announced. We can improve the tuning of OpenCL compiler by predicting which pragma can improve the utilization of FPGA board such as ALUTs, DSP Blocks, Kernel Fmax, Logic Utilization, Memory Bits, RAM Blocks and Registers. Currently, only four pragmas, num simb work items, num compute units, work group size and unrolling, are tweaked and run on CHO benchmarks. Three benchmarks, dfadd, dfsin and dfmul are run and the output from OpenCL compiler for those benchmarks are learnt by using machine learning. NeuralNetwork classifier per- formed well among other classifiers for the classification of ALUTs, DSP Blocks, Logic Utilization, Memory Bits and Registers with the average AUC score of 0.95. For classifying Kernel Fmax and RAM Blocks, Bagging and LogitBoosting classifer performed the best and they are close to one another with the average AUC score of 0.97 and 0.96 respectively.
URI: http://hdl.handle.net/10356/66506
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:SCSE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
FYP_Final.pdf
  Restricted Access
2.34 MBAdobe PDFView/Open

Page view(s)

159
Updated on Jun 19, 2021

Download(s) 50

22
Updated on Jun 19, 2021

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.