Please use this identifier to cite or link to this item:
Title: Profiling a multi-core (Freescale P4080)
Authors: Ng, Daniel Jun Xian
Keywords: DRNTU::Engineering
Issue Date: 2016
Abstract: Multi-cores can be seen in almost every device out there in the world today. Yet, this processor architecture has yet seen its widespread implementation in safety-critical systems such as the automotive and aerospace industries. Many researchers have tried to theoretically show that multi-cores demonstrate unpredictability in their execution through analysis of the multi-core architecture. This project aims to be able to substantiate such claims that shared resources which include shared cache, memory interconnects and main memory would create contention in these resources and result in un-deterministic execution times. We will be exploring the use of a hypervisor to securely and robustly partition a multi-core system and try to emulate Asymmetric Multiprocessing (AMP) implementations. Our findings show that multi-cores may yet be adequate to support safety-critical applications to meet their real time constraints.
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:SCSE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
FYP_Report_U1221138H_Ng Jun Xian Daniel.pdf
  Restricted Access
940.83 kBAdobe PDFView/Open

Page view(s)

Updated on Jun 23, 2021


Updated on Jun 23, 2021

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.