Please use this identifier to cite or link to this item:
Title: A grid synchronization PLL method for distributed voltage unbalance compensation in an islanded microgrid
Authors: Chen, Yihang
Keywords: DRNTU::Engineering
Issue Date: 2016
Abstract: This project focus on improving the compensation of voltage unbalance in an islanded Microgrid, and includes two main steps. Firstly, by referring to the currently methods, a two-level control scheme will be built, which generates an unbalance compensation reference (UCR) in secondary control level and feeds it to local controller in primary level. Moreover, this project will consider the situation where some new distributed generators (DG) are immediately joined into the grid, leading to large overshoot or undershoot power. In order to decrease this impact, a grid synchronization phase-locked loop (PLL) method will be used.
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
FYP Final Report_ChenYihang.pdf
  Restricted Access
2.1 MBAdobe PDFView/Open

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.