Please use this identifier to cite or link to this item:
Title: Design of low power fractional-N phase locked loop for FMCW radar application
Authors: Liu, Supeng
Keywords: DRNTU::Engineering::Electrical and electronic engineering
Issue Date: 2016
Source: Liu, S. (2016). Design of low power fractional-N phase locked loop for FMCW radar application. Doctoral thesis, Nanyang Technological University, Singapore.
Abstract: High performance digital phase locked loops (DPLLs) have been proposed as alternatives to traditional phase locked loops (PLLs) based on analog charge pump. DPLLs offer several advantages over their analog counterparts. CMOS technology scaling also favors digital circuits over their analog counterparts. Despite offering significant advantages in area, manufacturability and programmability, the performance of DPLL is limited by performance of its key building blocks including time to digital converter (TDC), high resolution digital controlled oscillator (DCO) and high speed counter in counter-assisted DPLL architecture. In addition, frequency prescaler/divider is another indispensable component in high frequency phase locked loop (PLL) implementations and a major source of power consumption. In this report, each of the building blocks of DPLL is studied and both circuit level and architecture level innovations and implementations are proposed for low power DPLL implementation.
DOI: 10.32657/10356/68940
Fulltext Permission: open
Fulltext Availability: With Fulltext
Appears in Collections:EEE Theses

Files in This Item:
File Description SizeFormat 
G1001349D.pdfTHESIS_G1001349D4.19 MBAdobe PDFThumbnail

Page view(s)

Updated on Oct 6, 2022

Download(s) 10

Updated on Oct 6, 2022

Google ScholarTM




Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.