Please use this identifier to cite or link to this item:
Title: Educational simulator for Cache and Virtual addressing
Authors: Paramita, Aryani
Keywords: DRNTU::Engineering
Issue Date: 2016
Abstract: With the increasing computational demand, efficiency and effectiveness of cache and virtual memory become an important area to be looked into. By utilising the correct caching method, an architecture would achieve maximum performance with minimum resources. To choose the appropriate configuration, the fundamental of cache and virtual memory must be understood by every engineer. This project aims to deliver a simulator to visualize cache and virtual memory processes better. The simulator is built for Direct Mapped Cache, Fully Associative Cache, and Set Associative Caches. Replacement policy such as Least Recently Used and First in First out is also being implemented in the simulator. Analysis and comparison of various cache is also made available and supported by interactive graph. Lastly, the simulator has Virtual Memory Simulator dedicated to visualise virtual memory section. The objective of this report is to document the development process of the simulator that consists of two environments: Java-based environment and Web based environment. It will also serve as guides and further explanation on the simulator, making it clearer and more fruitful for the users learning about cache and virtual memory.
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:SCSE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
SCE15-0659_U1320056A FYP Report.pdf
  Restricted Access
5.18 MBAdobe PDFView/Open

Page view(s)

Updated on May 7, 2021

Download(s) 50

Updated on May 7, 2021

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.