Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/69815
Title: Exploiting DSP block capabilities in FPGA high level design flows
Authors: Ronak Bajaj
Keywords: DRNTU::Engineering::Computer science and engineering
Issue Date: 2017
Source: Ronak Bajaj. (2017). Exploiting DSP block capabilities in FPGA high level design flows. Doctoral thesis, Nanyang Technological University, Singapore.
Abstract: The embedded DSP blocks in modern Field Programmable Gate Arrays (FPGAs) are highly capable and support a variety of different data path configurations. These evolved to support a range of applications requiring significant amounts of fast arithmetic. In addition to all the computational capabilities, DSP blocks support runtime dynamic programmability, which allows a single DSP block to be used as a different computational block in every clock cycle. Vendor synthesis tools can infer the use of these resources but they do not exploit their full capabilities, especially the dynamic configuration. Specific language structures arc suggested for implementing standard applications but others that do not fit these standard designs can suffer from inefficient mapping. High-level synthesis (HLS) tools rely on the backend synthesis tools to map efficiently to the target architecture. This thesis explores how DSP blocks can be exploited to produce high throughput computational kernels at close the theoretical limit of the primitives, and how t heir dynamic programmability can be exploited to create efficient implementations. We show that this can be achieved using a high level description, but only by considering architectural information at higher levels. An automated tool flow is presented that takes a high-level description of a computational kernel in C and generates synthesisable Verilog that achieves performance close to theoretical limits of the DSP block with hand-optimised designs. We extend this tool to support proposed techniques for resource sharing of DSP blocks, adapting traditional approaches for the high latency of the DSP blocks, and also applying multi-pumping in this new context. This detailed design results in circuits that always operate at close to the theoretical limits, and offer full utilisation of the DSP block.
URI: http://hdl.handle.net/10356/69815
DOI: 10.32657/10356/69815
Fulltext Permission: open
Fulltext Availability: With Fulltext
Appears in Collections:SCSE Theses

Files in This Item:
File Description SizeFormat 
RONAK_BAJAJ_2016.pdf29.64 MBAdobe PDFThumbnail
View/Open

Page view(s)

184
Updated on Jun 21, 2021

Download(s) 50

84
Updated on Jun 21, 2021

Google ScholarTM

Check

Altmetric


Plumx

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.