Please use this identifier to cite or link to this item:
Title: Developing secure, ultra-low power RISC processor
Authors: Lim, Jun Hao
Keywords: DRNTU::Engineering::Computer science and engineering
Issue Date: 2017
Abstract: General purpose Reduced Instruction Set Computing (RISC) processors are widely used while software applications are interacting with the Operating System (OS) to handle jobs, the OS communicate with the processor to complete the jobs with the help of accelerators. The goal of this project is to improve the area and speed of the processor while keeping the power usage to the minimum without compromising the security portion. The design of the processor and programming language will be based on an available open source RISC processor called RISC V, followed by an open source Hardware Description Language (HDL) named Chisel. By using HDL, the design of the processor will be explored at different levels to meet the goals as mentioned previously. For example, power consumption techniques like clock gating or and operand isolation will be introduced to minimize the power consumption and error correcting codes will be examined to tighten security. The final design will be synthesized into Zed Board Zynq 7000; a System on Chip development board for accurate benchmarking.
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:SCSE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
  Restricted Access
2.63 MBAdobe PDFView/Open

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.