Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/70417
Title: FPGA-efficient feature detector for real-time vision-based applications
Authors: Chandrasekar, Srivatsan
Keywords: DRNTU::Engineering::Computer science and engineering
Issue Date: 2017
Abstract: Feature detection, extraction and matching are integral to most computer vision applications, and hence have become topics of broad and current interest. Corners or interest points are pervasive and important features. Extraction of these features minimizes processing data and is commonly used in several vision-based applications. There are several interest point detectors available in literature, out of which the Harris corner detector is one of the most commonly used ones. This project aims to implement a low-complexity pruning technique for the Harris corner detector in hardware. The detector involves the computation of a corner measure for every pixel of the image, which involves several computationally intensive operations. The pruning technique selects a small subset of candidate pixels by approximating the corner measure. The complex corner measure is then calculated only for this subset of pixels. The results of the implementation of the pruning method for the Harris corner detector show that the corner measure is calculated only for a small percentage of the total number of pixels in the image.
URI: http://hdl.handle.net/10356/70417
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:SCSE Student Reports (FYP/IA/PA/PI)

Files in This Item:
File Description SizeFormat 
Chandrasekar_Srivatsan_FYP_Amended_Report.pdf
  Restricted Access
2.61 MBAdobe PDFView/Open

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.