Please use this identifier to cite or link to this item:
Title: Data-driven dynamic logic for low power adders and multipliers
Authors: Mahendiran Navasakthi
Keywords: DRNTU::Engineering::Electrical and electronic engineering
Issue Date: 2018
Abstract: In today’s world, all the electronic devices are expected to operate with high speed, low power dissipation, occupying lesser area and show higher performance. To ensure these criteria, there are many logics proposed for digital circuit implementation. For high speed operation, clocks are mandatory in digital circuits. In case of dynamic logic, the presence of clock, increases the speed but causes higher power dissipation. To mitigate this problem, Data Driven Logic (D 3L) implementation is proposed, where the combination of input data is provided as the clock signal, thus not affecting the speed and reducing the power dissipation simultaneously. This dissertation project discusses about, the design, implementation and simulation of Full Adders using Static, Dynamic Domino, NP-CMOS, D 3L and Dual Rail Data Driven Dynamic Logic circuits. 8-Bit Full Adder, 4x4 Array Multiplier and 8x8 Array Multiplier are considered for performance analysis. These circuits are designed and simulated using Cadence Virtuoso in TSMC 65nm specification. The propagation delay and power of each logic is calculated and compared. The comparison shows an improved performance for D 3L circuits with respect to speed, area and power.
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Theses

Files in This Item:
File Description SizeFormat 
  Restricted Access
5.04 MBAdobe PDFView/Open

Page view(s)

Updated on May 13, 2021

Download(s) 50

Updated on May 13, 2021

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.