Please use this identifier to cite or link to this item:
Title: Power analysis of multi-protocol serdes
Authors: Francesco, Asola
Keywords: DRNTU::Engineering::Electrical and electronic engineering
Issue Date: 2018
Abstract: SerDes (serializer/deserializer) transceiver blocks are used in high-speed serial links. The serialization and de-serialization of data, together with the high rate at which they are performed in recent communication standards that produces transfer rates in the order of GT/s (Giga Transfers per second), make the SerDes block one of the most critical elements to consider for the overall power consumption of a system. Moreover, since SerDes power budget is directly related to the type of protocol used in the serial link, power performance becomes crucial for multi-protocol SerDes, where multiple interconnects can run different standards with diverse power consumption (e.g. PCIe, USB and SATA). The objective of this thesis is to provide a detailed power analysis of these multiprotocol SerDes, as well as to present a test case consisting of a SerDes for a PCIe high-speed serial link and give some insights on the possible improvements on power consumption. Finally, the results show how multi-protocol SerDes achieve power reduction and in particular how PCIe influences the multi-protocol SerDes behaviour in low power states.
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Theses

Files in This Item:
File Description SizeFormat 
Asola Francesco_2017.pdf
  Restricted Access
2.27 MBAdobe PDFView/Open

Page view(s)

Updated on May 14, 2021


Updated on May 14, 2021

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.