Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/73137
Title: Speed up verification with hardware accelerator
Authors: Liu, Yi
Keywords: DRNTU::Engineering::Electrical and electronic engineering
Issue Date: 2018
Abstract: The huge and never-stop-growing number of components integrated in System on Chip (SoC) makes the SoC increasingly complex. It also makes the normal ways of verification a bottleneck in the Integrated Circuit (IC) design process due to the cost and time-to-market requirement. The dissertation presents the development of the transaction level communication component to speed up Global Navigation Satellite System (GNSS) boot load simulation based on a co-emulation environment which integrates the simulator and the Mentor Graphics’ emulator—Veloce2. The main task of this work is to build the TBX and get the boot load test passed.
URI: http://hdl.handle.net/10356/73137
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Theses

Files in This Item:
File Description SizeFormat 
LiuYi_2017.pdf
  Restricted Access
5.17 MBAdobe PDFView/Open

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.