Please use this identifier to cite or link to this item:
Title: Design and implementation of a synthesizable test-bench for testing the LDPC decoder IP
Authors: Yang, Shi
Keywords: DRNTU::Engineering::Electrical and electronic engineering
Issue Date: 2018
Abstract: In order to ascertain that for certain range of signal to noise ratio, the bit error ratio of the delivery LDPC IP core meets the requirement of the 2.5G Ethernet system, a fully synthesizable test-bench which can support both simulation and emulation environments, has been designed and implemented during the project period. The simulation environment is mainly used for preliminary and functional checks, and the emulation environment is chosen for further verification due to its much higher run speed compared to simulation.
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Theses

Files in This Item:
File Description SizeFormat 
Shi Yang_2017.pdf
  Restricted Access
5.07 MBAdobe PDFView/Open

Page view(s)

Updated on Nov 26, 2020

Download(s) 20

Updated on Nov 26, 2020

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.