Please use this identifier to cite or link to this item:
Title: Correlation analysis of power consumption by ATPG test with library data of a DDR memory controller design
Authors: Wang, Yunlong
Keywords: DRNTU::Engineering::Electrical and electronic engineering
Issue Date: 2018
Abstract: Toggle rate of the logic and memories during test is much higher than in function application. High toggle rate is desired to achieve test coverage faster and hence to have shorter test time. The flip side is that power consumption during test become higher, leading to IR drop and hence false fails. A correlation study has been targeted under this project where a DDR controller module with sizable logic and memory elements will be subjected to scan patterns. Simulation dump of these pattern will be analysed on power analysis tool and the result will be matched with information provided by standard cell library and scan tool. Final report will utilized as a reference when planning test of an actual SOC design including test-partitioning and to the possibility of concurrent testing.
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Theses

Files in This Item:
File Description SizeFormat 
Wang Yunlong_2017.pdf
  Restricted Access
4.74 MBAdobe PDFView/Open

Page view(s)

Updated on May 15, 2021


Updated on May 15, 2021

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.