Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/74697
Title: | Development of micro-strip GaN-on-SiC backside via holes process | Authors: | Yu, Zhuoran | Keywords: | DRNTU::Engineering | Issue Date: | 2018 | Abstract: | GaN-on-SiC HEMTs have gained remarkable attention due to their potential to revolutionize power and RF electronics as it has highest output power density amongst all solid state semiconductor devices Although much progress in HEMTs has been made, via-holes remain critical routes to improve DC and RF electrical performance for micro-strip circuits. From this project, you can understand how the Via hole was fabricated in the cleanroom by a lot of experiments like Lapping, Dry etching, photolithograph, Ni Plating and so on. My project will mainly concentrate on the processes of SiC lapping and dry etching. The details will be introduced in the following chapters. | URI: | http://hdl.handle.net/10356/74697 | Schools: | School of Electrical and Electronic Engineering | Research Centres: | Temasek Laboratories @ NTU | Rights: | Nanyang Technological University | Fulltext Permission: | restricted | Fulltext Availability: | With Fulltext |
Appears in Collections: | EEE Student Reports (FYP/IA/PA/PI) |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
FYP_-_Yuzhuoran.docx.pdf Restricted Access | Experiment data readings | 2.55 MB | Adobe PDF | View/Open |
Page view(s)
190
Updated on Sep 26, 2023
Download(s)
3
Updated on Sep 26, 2023
Google ScholarTM
Check
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.