FPGA based prototyping of UART block in GNSS transceiver

Abstract

System-on-Chip devices are getting more complex with multiple IP blocks. As such, IP validation plays a major role in mitigating IP bugs which lead to the chip failure. Tough it is not possible to completely eliminate this problem, but with FPGA based prototyping can be tested with reasonable speed and accuracy in many aspects of design. In this project FPGA based prototyping of UART GNSS transceiver IP block using Intel Arria 10 FPGA is reported. The complex SOC design is implemented in FPGA to give maximum view on both hardware and software. Different design constraints were incorporated in FPGA emulation of the UART block, which gives user the flexibility to validate the design as per their requirement.