Please use this identifier to cite or link to this item:
|Title:||Power management for image sensor||Authors:||Liu, Haowei||Keywords:||DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits||Issue Date:||2018||Abstract:||The pixels in CMOS Image Sensor (CIS) require clean reference voltages for the gate or drain bias of pixel MOS transistors to ensure good image quality. The generation of such pixel supply voltages, as part of the CIS Power Management design, is typically realized by a series of linear regulators. This thesis aims to talk about the existing pixel regulator design and to identify potential area for improvements, such as PSRR, stability etc. In addition, my work on bandgap and system simulation is also contained in this thesis, which support the pixel to have good performance.||URI:||http://hdl.handle.net/10356/76081||Fulltext Permission:||restricted||Fulltext Availability:||With Fulltext|
|Appears in Collections:||EEE Theses|
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.