Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/77455
Full metadata record
DC FieldValueLanguage
dc.contributor.authorLua, Boon Hong
dc.date.accessioned2019-05-29T05:42:34Z
dc.date.available2019-05-29T05:42:34Z
dc.date.issued2019
dc.identifier.urihttp://hdl.handle.net/10356/77455
dc.description.abstractGLOBALFOUNDRIES is full-service semiconductor foundries that offer technology footprint and a truly global manufacturing. By collaboration and innovation it is realizing the vision of reshaping the semiconductor industry. GLOBALFOUNDRIES offers superior manufacturing, a unique combination of advanced technology and global operations. Lithography is one of the key modules in the wafer fabrication process, and OPC (optical proximity correction) is an inevitable step before lithography. Design for manufacturing (DFM) refers to the actions taken during the physical design phase of IC development to ensure accurate manufacturing of the design. Most of the defects in the IC manufacturing process are due to over-processing steps during the lithographic printing steps or random particles interrupting the flow of light through the layout mask. The diffraction effect becomes significant when the light is interacting with the object and the slit approaches the dimensions of the light wavelength. Semiconductor manufacturing has far exceeded this threshold. High-resolution enhancement techniques such as optical proximity correction (OPC) were able to resolve distortions caused by diffraction effects. However, OPC generated by system calculated may cause defect in manufacturing process. So, OPC optimization for manufacture process is necessary to minimize the defect concern.en_US
dc.format.extent53 p.en_US
dc.language.isoenen_US
dc.rightsNanyang Technological University
dc.subjectDRNTU::Engineering::Electrical and electronic engineering::Integrated circuitsen_US
dc.titleSemiconductor intellectual property (IP) optimization for design for manufacturabilityen_US
dc.typeFinal Year Project (FYP)en_US
dc.contributor.supervisorWang Qijieen_US
dc.contributor.schoolSchool of Electrical and Electronic Engineeringen_US
dc.description.degreeBachelor of Engineering (Electrical and Electronic Engineering)en_US
item.grantfulltextrestricted-
item.fulltextWith Fulltext-
Appears in Collections:EEE Student Reports (FYP/IA/PA/PI)
Files in This Item:
File Description SizeFormat 
Semiconductor Intellectual Property (IP) Optimization for Design for Manufacturability.pdf
  Restricted Access
2.61 MBAdobe PDFView/Open

Page view(s)

271
Updated on Jul 20, 2024

Download(s) 50

24
Updated on Jul 20, 2024

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.