Please use this identifier to cite or link to this item:
Title: Design & analysis of dual mode logic circuits
Authors: Chen, Yun
Keywords: DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
Issue Date: 2019
Abstract: Dual mode logic (DML) with both static and dynamic modes is able to solve severe delay of CMOS in low voltage supply. The dissertation explores different types of DML structures and related cascading strategy by multiple times of simulation and analysis. What’s more, how to apply DML design into optimization of large-scale circuits is also explored, with a carry skip adder (CSA) as the test subject.
Schools: School of Electrical and Electronic Engineering 
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:EEE Theses

Files in This Item:
File Description SizeFormat 
Dissertation CY.pdf
  Restricted Access
4.88 MBAdobe PDFView/Open

Page view(s)

Updated on Jun 14, 2024


Updated on Jun 14, 2024

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.