Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/79867
Title: K-locked-loop and its application in time mode ADC
Authors: Hor, Hon Cheong
Siek, Liter
Keywords: DRNTU::Engineering::Electrical and electronic engineering
Issue Date: 2009
Source: Hor, H. C., & Siek, L. (2009). Integrated Circuits, ISIC '09. In Proceedings of the 2009 12th International Symposium (pp.101-104).
Abstract: VCO is commonly used in time mode ADC to convert analog input voltage to time/phase information, where the time/phase information is subsequently converted to digital code using time-to-digital converter. Although high speed high resolution time-to-digital converters are currently available, the inherent nonlinear property of VCO however has become the bottle neck for time mode ADC. In this paper, a new concept named K-locked-loop is proposed to solve the nonlinearity issue of VCO within a time mode ADC. A 9-bit, 0.5MS/s time mode ADC has been modeled using SIMULINK tool in Matlab. Some of the circuits are simulated using Spectre simulator tool in Cadence using the 0.18μm CSM process, and the simulation result is back annotated to SIMULINK model to make the behavioral modeling more comprehensive and accurate.
URI: https://hdl.handle.net/10356/79867
http://hdl.handle.net/10220/6283
DOI: http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=5403964
Rights: © 2009 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
Fulltext Permission: open
Fulltext Availability: With Fulltext
Appears in Collections:EEE Conference Papers

Files in This Item:
File Description SizeFormat 
K-locked-loop and its Application in Time Mode ADC.pdf539.11 kBAdobe PDFThumbnail
View/Open

Page view(s) 20

830
checked on Oct 24, 2020

Download(s) 20

631
checked on Oct 24, 2020

Google ScholarTM

Check

Altmetric


Plumx

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.