Please use this identifier to cite or link to this item:
Title: A New Unified Modular Adder/Subtractor for Arbitrary Moduli
Authors: Tay, Thian Fatt
Chang, Chip-Hong
Keywords: Electrical and Electronic Engineering
Issue Date: 2015
Source: Tay, T. F., & Chang, C.-H. (2015). A New Unified Modular Adder/Subtractor for Arbitrary Moduli. 2015 IEEE International Symposium on Circuits and Systems (ISCAS), 53-56.
Conference: 2015 IEEE International Symposium on Circuits and Systems (ISCAS)
Abstract: Efficient modular adders and subtractors for arbitrary moduli are key booster of computational speed for high-cardinality Residue Number Systems as they rely on arbitrary moduli set to expand the dynamic range. This paper proposes a new unified modular adder/subtractor that possesses a regular structure for any modulus. Compared to the latest modular adder/subtractor, which works for modulus in the forms of 2n±k, the proposed design is on average 10.81% faster and consumes 15.85% less hardware area and 2.51% lower power for n ranging from 4 to 8.
DOI: 10.1109/ISCAS.2015.7168568
Schools: School of Electrical and Electronic Engineering 
Rights: © 2015 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The published version is available at: [].
Fulltext Permission: open
Fulltext Availability: With Fulltext
Appears in Collections:EEE Conference Papers

Files in This Item:
File Description SizeFormat 
PID3541077.pdf230.01 kBAdobe PDFThumbnail

Page view(s) 50

Updated on Jul 17, 2024

Download(s) 20

Updated on Jul 17, 2024

Google ScholarTM




Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.