Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/8120
Title: High performance VLSI arithmetic macrocells
Authors: Thambipillai Srikanthan
Damodaran Radhakrishnan
Premkumar, Annamalai Benjamin
Keywords: DRNTU::Engineering::Computer science and engineering::Computer systems organization::Processor architectures
Issue Date: 1999
Abstract: To investigate various techniques such as redundant arithemtic and residue number systems to produce large arithemtic functions in the form of VLSI macrocells capable of process independent reuse in systems incorporating standard on-chip bus sytems.
URI: http://hdl.handle.net/10356/8120
Rights: Nanyang Technological University
Fulltext Permission: restricted
Fulltext Availability: With Fulltext
Appears in Collections:SAS Research Reports (Staff & Graduate Students)

Files in This Item:
File Description SizeFormat 
SAS-RESEARCH-REPORT_11.pdf
  Restricted Access
4.02 MBAdobe PDFView/Open

Google ScholarTM

Check

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.