Please use this identifier to cite or link to this item:
Title: Hoplite: Building austere overlay NoCs for FPGAs
Authors: Kapre, Nachiket
Gray, Jan
Keywords: Computer Science and Engineering
Issue Date: 2015
Source: Kapre, N., & Gray, J. (2015). Hoplite: Building austere overlay NoCs for FPGAs. 2015 25th International Conference on Field Programmable Logic and Applications (FPL), 1-8.
metadata.dc.contributor.conference: 2015 25th International Conference on Field Programmable Logic and Applications (FPL)
Abstract: Customized unidirectional, bufferless, deflection-routed torus networks can outperform classic, bidirectional, buffered mesh networks for single-flit-oriented FPGA applications by as much as 1.5× (best achievable throughputs for a 10×10 system) or 2.5× (allocating same FPGA resources to both NoCs) for uniform random traffic. We present Hoplite, an efficient, lightweight, fast FPGA overlay NoC that is designed to be small and compact by (1) eliminating input buffers, and (2) reducing the cost of switch crossbar that have traditionally limited speeds and imposed heavy resource costs in conventional FPGA overlay NoCs. We implement bufferless deflection routing cheaply, requiring the generation of only output multiplexer controls and no backpressure handshakes. Additionally, we use directional channels that help reduce crossbar cost by restricting the number of inputs to the crossbar to three instead of four. When compared to buffered mesh switches, FPGA-based deflection routers are ≈3.5× smaller (HLS-generated switch) and 2.5× faster (clock period) for 32b payloads. In a separate experiment, we hand-crafted a prototype RTL version of our switch with RLOCS that requires only 60 LUTs and 100 FFs per router and runs at 2.9 ns.
DOI: 10.1109/FPL.2015.7293956
Schools: School of Computer Engineering 
Rights: © 2015 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The published version is available at: [].
Fulltext Permission: open
Fulltext Availability: With Fulltext
Appears in Collections:SCSE Conference Papers

Files in This Item:
File Description SizeFormat 
Hoplite_Building austere overlay NoCs for FPGAs.pdf747.76 kBAdobe PDFThumbnail

Citations 5

Updated on Sep 5, 2023

Page view(s)

Updated on Oct 2, 2023

Download(s) 10

Updated on Oct 2, 2023

Google ScholarTM




Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.