Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/81226
Full metadata record
DC FieldValueLanguage
dc.contributor.authorKapre, Nachiketen
dc.contributor.authorCheah, Hui Yanen
dc.contributor.authorFahmy, Suhaib A.en
dc.date.accessioned2015-12-21T07:39:40Zen
dc.date.accessioned2019-12-06T14:25:58Z-
dc.date.available2015-12-21T07:39:40Zen
dc.date.available2019-12-06T14:25:58Z-
dc.date.issued2015en
dc.identifier.citationCheah, H. Y., Fahmy, S. A., & Kapre, N. (2015). On Data Forwarding in Deeply Pipelined Soft Processors. Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays - FPGA '15, 181-189.en
dc.identifier.urihttps://hdl.handle.net/10356/81226-
dc.description.abstractWe can design high-frequency soft-processors on FPGAs that exploit deep pipelining of DSP primitives, supported by selective data forwarding, to deliver up to 25% performance improvements across a range of benchmarks. Pipelined, in-order, scalar processors can be small and lightweight but suffer from a large number of idle cycles due to dependency chains in the instruction sequence. Data forwarding allows us to more deeply pipeline the processor stages while avoiding an associated increase in the NOP cycles between dependent instructions. Full forwarding can be prohibitively complex for a lean soft processor, so we explore two approaches: an external forwarding path around the DSP block execution unit in FPGA logic and using the intrinsic loopback path within the DSP block primitive. We show that internal loopback improves performance by 5% compared to external forwarding, and up to 25% over no data forwarding. The result is a processor that runs at a frequency close to the fabric limit of 500 MHz, but without the significant dependency overheads typical of such processors.en
dc.format.extent9 p.en
dc.language.isoenen
dc.rights© 2015 Association for Computing Machinery (ACM). This is the author created version of a work that has been peer reviewed and accepted for publication by Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Association for Computing Machinery (ACM). It incorporates referee’s comments but changes resulting from the publishing process, such as copyediting, structural formatting, may not be reflected in this document. The published version is available at: [http://dx.doi.org/10.1145/2684746.2689067].en
dc.subjectField programmable gate arrays; soft processors; digital signal processingen
dc.titleOn Data Forwarding in Deeply Pipelined Soft Processorsen
dc.typeConference Paperen
dc.contributor.schoolSchool of Computer Engineeringen
dc.contributor.conferenceProceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays - FPGA '15en
dc.identifier.doi10.1145/2684746.2689067en
dc.description.versionAccepted versionen
item.fulltextWith Fulltext-
item.grantfulltextopen-
Appears in Collections:SCSE Conference Papers
Files in This Item:
File Description SizeFormat 
On Data Forwarding in Deeply Pipelined Soft Processor.pdf673.01 kBAdobe PDFThumbnail
View/Open

SCOPUSTM   
Citations 50

4
Updated on Jun 9, 2024

Page view(s)

371
Updated on Jun 14, 2024

Download(s) 20

237
Updated on Jun 14, 2024

Google ScholarTM

Check

Altmetric


Plumx

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.