Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/84782
Title: | A 0.2 V, 480 kb subthreshold SRAM with 1 k cells per bitline for ultra-low-voltage computing | Authors: | Kim, Tony Tae-Hyoung Liu, Jason. Keane, John. Kim, Chris H. |
Keywords: | DRNTU::Engineering::Electrical and electronic engineering::Computer hardware, software and systems | Issue Date: | 2008 | Source: | Kim. T. H., Liu, J., Keane, J., & Kim, C. H. (2008). A 0.2 V, 480 kb subthreshold SRAM with 1 k cells per bitline for ultra-low-voltage computing. IEEE Journal of Solid State Circuits. 43(2), 518-529. | Series/Report no.: | IEEE journal of solid state circuits | Abstract: | A 2 W, 100 kHz, 480 kb subthreshold SRAM operating at 0.2 V is demonstrated in a 130 nm CMOS process. A 10-T SRAM cell allows 1 k cells per bitline by eliminating the data-dependent bitline leakage. A virtual ground replica scheme is proposed for logic “0” level tracking and optimal sensing margin in read buffers. Utilizing the strong reverse short channel effect in the subthreshold region improves cell writability and row decoder performance due to the increased current drivability at a longer channel length. The sizing method leads to an equivalent write wordline voltage boost of 70 mV and a delay improvement of 28% in the row decoder compared to the conventional sizing scheme at 0.2 V. A bitline writeback scheme was used to eliminate the pseudo-write problem in unselected columns. | URI: | https://hdl.handle.net/10356/84782 http://hdl.handle.net/10220/6332 |
ISSN: | 0018-9200 | DOI: | 10.1109/JSSC.2007.914328 | Schools: | School of Electrical and Electronic Engineering | Rights: | © 2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. | Fulltext Permission: | open | Fulltext Availability: | With Fulltext |
Appears in Collections: | EEE Journal Articles |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
A 0.2 V, 480 kb Subthreshold SRAM With 1 k Cells Per Bitline for Ultra-Low-Voltage Computing.pdf | 3.06 MB | Adobe PDF | ![]() View/Open |
SCOPUSTM
Citations
5
175
Updated on Sep 13, 2023
Web of ScienceTM
Citations
5
144
Updated on Sep 29, 2023
Page view(s) 1
2,346
Updated on Sep 29, 2023
Download(s) 1
1,294
Updated on Sep 29, 2023
Google ScholarTM
Check
Altmetric
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.