Please use this identifier to cite or link to this item:
Full metadata record
DC FieldValueLanguage
dc.contributor.authorGwee, Bah Hweeen
dc.contributor.authorChang, Joseph Sylvesteren
dc.contributor.authorChong, Kwen-Siongen
dc.identifier.citationChong, K. S., Gwee, B. H., & Chang, J. S. (2005). A micropower low-voltage multiplier with reduced spurious switching. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13(2), 255-265.en
dc.description.abstractWe describe a micropower 16 16-bit multiplier (18.8 W/MHz @1.1 V) for low-voltage power-critical low speed ( 5 MHz) applications including hearing aids. We achieve the micropower operation by substantially reducing (by 62% and 79% compared to conventional 16 16-bit and 32 32-bit designs respectively) the spurious switching in the Adder Block in the multiplier. The approach taken is to use latches to synchronize the inputs to the adders in the Adder Block in a predetermined chronological sequence. The hardware penalty of the latches is small because the latches are integrated (as opposed to external latches) into the adder, termed the Latch Adder (LA). By means of the LAs and timing, the number of switchings (spurious and that for computation) is reduced from 5 6 and 10 per adder in the Adder Block in conventional 16 16-bit and 32 32-bit designs respectively to 2 in our designs. Based on simulations and measurements on prototype ICs (0.35 m three metal dual poly CMOS process), we show that our 16 16-bit design dissipates 32% less power, is 20% slower but has 20% better energy-delay-product (EDP) than conventional 16 16-bit multipliers. Our 32 32-bit design is estimated to dissipate 53% less power, 29% slower but is 39% better EDP than the conventional general multiplier.en
dc.format.extent11 p.en
dc.relation.ispartofseriesIEEE transactions on very large scale integration (VLSI) systemsen
dc.rights© 2005 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.en
dc.subjectDRNTU::Engineering::Electrical and electronic engineeringen
dc.titleA micropower low-voltage multiplier with reduced spurious switchingen
dc.typeJournal Articleen
dc.contributor.schoolSchool of Electrical and Electronic Engineeringen
dc.description.versionPublished versionen
item.fulltextWith Fulltext-
Appears in Collections:EEE Journal Articles
Files in This Item:
File Description SizeFormat 
A Micropower Low-Voltage Low Power Multiplier With Reduced Spurious Switching.pdf785.49 kBAdobe PDFThumbnail

Page view(s) 5

Updated on Mar 25, 2023

Download(s) 1

Updated on Mar 25, 2023

Google ScholarTM


Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.