Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/90557| Title: | An ultra low-power successive approximation ADC using an offset-biased auto-zero comparator | Authors: | Chan, Pak Kwong Susanti, Yulia Ong, Vincent K. S. |
Keywords: | DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits | Issue Date: | 2008 | Source: | Chan, P. K., Susanti, Y., & Ong, V. K. S. (2009). An ultra low-power successive approximation ADC using an offset-biased auto-zero comparator. In proceedings of the 9th IEEE Asia Pacific Conference on Circuits and Systems: Macau, (pp.284-287). | Abstract: | This paper presents a new offset-biased autozero comparator for the design of an ultra low-power charge redistribution Successive Approximation Analogto- Digital Converter (SA-ADC) dedicated to biomedical applications. The circuits are realized in CSM 0.18μm CMOS technology. The simulated results have shown that the power consumption of the 10-bit ADC is only 6.2μW at a single supply of 1.8V whilst sampling at a frequency of 64kHz, with conversion time of 187.5μs. The energy per quantization level is less than 0.1pJ/level. | URI: | https://hdl.handle.net/10356/90557 http://hdl.handle.net/10220/6377 |
DOI: | 10.1109/APCCAS.2008.4746015 | Rights: | © 2009 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. | Fulltext Permission: | open | Fulltext Availability: | With Fulltext |
| Appears in Collections: | EEE Conference Papers |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| An Ultra Low-Power Successive Approximation ADC Using an Offset-Biased Auto-Zero Comparator.pdf | 580 kB | Adobe PDF |  View/Open |
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.