Please use this identifier to cite or link to this item:
Title: A review of 0.18-µm full adder performances for tree structured arithmetic circuits
Authors: Chang, Chip Hong
Gu, Jiang Min
Zhang, Mingyan
Keywords: DRNTU::Engineering::Electrical and electronic engineering
Issue Date: 2005
Source: Chang, C. H., Gu, J. M., & Zhang, M. (2005). A review of 0.18-µm full adder performances for tree structured arithmetic circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13(6), 686-695.
Series/Report no.: IEEE transactions on very large scale integration (VLSI) systems
Abstract: The general objective of our work is to investigate the area and power-delay performances of low-voltage full adder cells in different CMOS logic styles for the predominating tree structured arithmetic circuits. A new hybrid style full adder circuit is also presented. The sum and carry generation circuits of the proposed full adder are designed with hybrid logic styles. To operate at ultra-low supply voltage, the pass logic circuit that cogenerates the intermediate XOR and XNOR outputs has been improved to overcome the switching delay problem. As full adders are frequently employed in a tree structured configuration for high-performance arithmetic circuits, a cascaded simulation structure is introduced to evaluate the full adders in a realistic application environment. A systematic and elegant procedure to scale the transistor for minimal power-delay product is proposed. The circuits being studied are optimized for energy efficiency at 0.18-µm CMOS process technology. With the proposed simulation environment, it is shown that some survival cells in stand alone operation at low voltage may fail when cascaded in a larger circuit, either due to the lack of drivability or unsatisfactory speed of operation. The proposed hybrid full adder exhibits not only the full swing logic and balanced outputs but also strong output drivability. The increase in the transistor count of its complementary CMOS output stage is compensated by its area efficient layout. Therefore, it remains one of the best contenders for designing large tree structured arithmetic circuits with reduced energy consumption while keeping the increase in area to a minimum.
ISSN: 1063-8210
DOI: 10.1109/TVLSI.2005.848806
Rights: IEEE Transactions on Very Large Scale Integration (VLSI) Systems © 2005 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
Fulltext Permission: open
Fulltext Availability: With Fulltext
Appears in Collections:EEE Journal Articles

Files in This Item:
File Description SizeFormat 
A review of 0.18um full adder performances for tree structured arithmetic circuits.pdfPublished801.15 kBAdobe PDFThumbnail

Citations 1

Updated on Dec 28, 2021

Web of ScienceTM
Citations 1

Updated on Sep 29, 2022

Page view(s) 1

Updated on Oct 6, 2022

Download(s) 1

Updated on Oct 6, 2022

Google ScholarTM




Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.