Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/91597| Title: | Analysis and design of power efficient class D amplifier output stages | Authors: | Chang, Joseph Sylvester Tan, Meng Tong Cheng, Zhihong Tong, Yit Chow |
Keywords: | DRNTU::Engineering::Electrical and electronic engineering | Issue Date: | 2000 | Source: | Chang, J. S., Tan, M. T., Cheng, Z., & Tong, Y. C. (2000). Analysis and design of power efficient class D amplifier output stages. IEEE Transactions on Circuits and System-I: Fundamental Theory and Applications, 47(6), 897-902. | Series/Report no.: | IEEE transactions on circuits and system-I : fundamental theory and applications | Abstract: | A Class D amplifier comprises a pulse width modulator and an output stage. In this paper, we analyze the power dissipation mechanisms and derive the overall power efficiency of the output stage realized using the finger and waffle layouts.We compare the relative merits of these layouts. We propose two design methodologies to determine the aspect ratios of the transistors in the output stage for optimum power efficiency (optimum for a given fabrication process, supply voltage and load resistance): 1) optimization to a single modulation index point and 2) optimization to a range of modulation indexes. For the design of an output stage with optimum power efficiency (and small IC area), we recommend optimization to a range of modulation indexes and a layout realized by the waffle structure. The theoretical analysis and derivations are verified on the basis of computer simulations and measurements on fabricated prototype IC’s. | URI: | https://hdl.handle.net/10356/91597 http://hdl.handle.net/10220/4661 |
ISSN: | 1057-7122 | DOI: | 10.1109/81.852942 | Schools: | School of Electrical and Electronic Engineering | Rights: | © 2000 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site. | Fulltext Permission: | open | Fulltext Availability: | With Fulltext |
| Appears in Collections: | EEE Journal Articles |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| Analysis and Design of Power Efficient Class D Amplifier Output Stages.pdf | Published version | 328.98 kB | Adobe PDF |  View/Open |
SCOPUSTM
Citations
5
101
Updated on Nov 23, 2023
Web of ScienceTM
Citations
5
71
Updated on Oct 30, 2023
Page view(s) 1
1,497
Updated on Nov 30, 2023
Download(s) 1
1,189
Updated on Nov 30, 2023
Google ScholarTM
Check
Altmetric
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.