Please use this identifier to cite or link to this item:
Title: A charge-trapping-based technique to design low-voltage BiCMOS logic circuits
Authors: Rofail, Samir S.
Yeo, Kiat Seng
Keywords: DRNTU::Engineering::Electrical and electronic engineering
Issue Date: 1998
Source: Yeo, K. S., & Samir, S. R. (1998). A charge-trapping-based technique to design low-voltage BiCMOS logic circuits. IEEE Journal of Solid-State Circuits, 33(1), 164-168.
Series/Report no.: IEEE journal of solid-state circuits
Abstract: New BiCMOS logic circuits employing a charge trapping technique are presented. The circuits include an XOR gate and an adder. Submicrometer technologies are used in the simulation and the circuits’ performances are comparatively evaluated with the CMOS and that of the recently reported circuits. The proposed circuits were fabricated using a standard 0.8-µm BiCMOS process. The experimental results obtained from the fabricated chip have verified the functionality of the proposed logic gates.
ISSN: 0018-9200
DOI: 10.1109/4.654950
Rights: IEEE Journal of Solid-State Circuits © 1998 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
Fulltext Permission: open
Fulltext Availability: With Fulltext
Appears in Collections:EEE Journal Articles

Files in This Item:
File Description SizeFormat 
A Charge Trapping Based Technique to Design Low-Voltage BiCMOS Logic Circuits.pdfPublished108.33 kBAdobe PDFThumbnail

Citations 20

Updated on Jul 21, 2020

Citations 20

Updated on Mar 6, 2021

Page view(s) 10

Updated on Jun 25, 2022

Download(s) 5

Updated on Jun 25, 2022

Google ScholarTM




Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.