Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/93106
Title: | IP watermarking using incremental technology mapping at logic synthesis level | Authors: | Cui, Aijiao Chang, Chip Hong Tahar, Sofiène |
Keywords: | DRNTU::Engineering::Electrical and electronic engineering | Issue Date: | 2008 | Source: | Cui, A., Chang, C. H., & Tahar, S. (2008). IP Watermarking Using Incremental Technology Mapping at Logic Synthesis Level. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 27(9), 1565-1570. | Series/Report no.: | IEEE transactions on computer-aided design of integrated circuits and systems | Abstract: | This paper proposes an adaptive watermarking technique by modulating some closed cones in an originally optimized logic network (master design) for technology mapping. The headroom of each disjoint closed cone is evaluated based on its slack and slack sustainability. The notion of slack sustainability in conjunction with an embedding threshold enables closed cones in the critical path to be qualified as watermark hosts if their slacks can be better preserved upon remapping. The watermark is embedded by remapping only qualified disjoint closed cones randomly selected and templates constrained by the signature. This parametric formulation provides a means to capitalize on the headroom of a design to increase the signature length or strengthen the watermark resilience. With the master design, the watermarked design can be authenticated as in nonoblivious media watermarking. Experimental results show that the design can be efficiently marked by our method with low overhead. | URI: | https://hdl.handle.net/10356/93106 http://hdl.handle.net/10220/6259 |
ISSN: | 0278-0070 | DOI: | 10.1109/TCAD.2008.927732 | Schools: | School of Electrical and Electronic Engineering | Rights: | © 2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. | Fulltext Permission: | open | Fulltext Availability: | With Fulltext |
Appears in Collections: | EEE Journal Articles |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
IP watermarking using incremental technology mapping at logic synthesis level..pdf | 557.46 kB | Adobe PDF | View/Open |
SCOPUSTM
Citations
10
47
Updated on Mar 21, 2024
Web of ScienceTM
Citations
10
32
Updated on Oct 25, 2023
Page view(s) 5
1,165
Updated on Mar 28, 2024
Download(s) 10
424
Updated on Mar 28, 2024
Google ScholarTM
Check
Altmetric
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.