Please use this identifier to cite or link to this item:
https://hdl.handle.net/10356/94266
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lwin, Z. Z. | en |
dc.contributor.author | Pey, Kin Leong | en |
dc.contributor.author | Zhang, Q. | en |
dc.contributor.author | Bosman, Michel | en |
dc.contributor.author | Liu, Q. | en |
dc.contributor.author | Gan, C. L. | en |
dc.contributor.author | Singh, P. K. | en |
dc.contributor.author | Mahapatra, S. | en |
dc.date.accessioned | 2013-02-18T03:10:10Z | en |
dc.date.accessioned | 2019-12-06T18:53:31Z | - |
dc.date.available | 2013-02-18T03:10:10Z | en |
dc.date.available | 2019-12-06T18:53:31Z | - |
dc.date.copyright | 2012 | en |
dc.date.issued | 2012 | en |
dc.identifier.citation | Lwin, Z. Z., Pey, K. L., Zhang, Q., Bosman, M., Liu, Q., Gan, C. L., et al. (2012). Study of charge distribution and charge loss in dual-layer metal-nanocrystal-embedded high-κ/SiO2 gate stack. Applied Physics Letters, 100(19), 193109-. | en |
dc.identifier.issn | 0003-6951 | en |
dc.identifier.uri | https://hdl.handle.net/10356/94266 | - |
dc.description.abstract | In this work, we present a comprehensive experimental study of charge loss mechanisms in a dual-layer metal nanocrystal (DL-MNC) embedded high-κ/SiO2 gate stack. Kelvin force microscopy characterization reveals that the internal-electric-field assisted tunneling could be a dominant charge loss mechanism in DL devices that mainly depends on the charge distribution in two MNC-layers and inter-layer dielectric (ILD) thickness between the two layers of nanocrystals. Our findings suggest that an optimized DL-MNCs embedded memory cell could be achieved by defining the ILD thickness larger than the average MNC-spacing for enhancement of retention ability in MNC embedded gate stacks. It implies the possibility of reducing MNC spacing in DL structure of scaled memory devices by controlling the thickness of ILD. | en |
dc.language.iso | en | en |
dc.relation.ispartofseries | Applied physics letters | en |
dc.rights | © 2012 American Institute of Physics. This paper was published in Applied Physics Letters and is made available as an electronic reprint (preprint) with permission of American Institute of Physics. The paper can be found at the following official DOI: [http://dx.doi.org/10.1063/1.4712565]. One print or electronic copy may be made for personal use only. Systematic or multiple reproduction, distribution to multiple locations via electronic or other means, duplication of any material in this paper for a fee or for commercial purposes, or modification of the content of the paper is prohibited and is subject to penalties under law. | en |
dc.subject | DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits | en |
dc.title | Study of charge distribution and charge loss in dual-layer metal-nanocrystal-embedded high-κ/SiO2 gate stack | en |
dc.type | Journal Article | en |
dc.contributor.school | School of Electrical and Electronic Engineering | en |
dc.identifier.doi | 10.1063/1.4712565 | en |
dc.description.version | Published version | en |
item.fulltext | With Fulltext | - |
item.grantfulltext | open | - |
Appears in Collections: | EEE Journal Articles MSE Journal Articles |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
29. Study of charge distribution and charge loss in.pdf | 1.11 MB | Adobe PDF | View/Open |
SCOPUSTM
Citations
50
1
Updated on Mar 21, 2024
Web of ScienceTM
Citations
50
1
Updated on Oct 26, 2023
Page view(s) 20
655
Updated on Mar 28, 2024
Download(s) 20
309
Updated on Mar 28, 2024
Google ScholarTM
Check
Altmetric
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.