Please use this identifier to cite or link to this item: https://hdl.handle.net/10356/95905
Full metadata record
DC FieldValueLanguage
dc.contributor.authorMeher, Manas Ranjanen
dc.contributor.authorJong, Ching Chuenen
dc.contributor.authorChang, Chip Hongen
dc.date.accessioned2013-07-12T04:47:12Zen
dc.date.accessioned2019-12-06T19:23:13Z-
dc.date.available2013-07-12T04:47:12Zen
dc.date.available2019-12-06T19:23:13Z-
dc.date.copyright2012en
dc.date.issued2012en
dc.identifier.citationMeher, M. R., Jong, C. C., & Chang, C. H. (2012). An area and energy efficient inner-product processor for serial-link bus architecture. IEEE Transactions on Circuits and Systems I: Regular Papers, 59(12), 2945-2955.en
dc.identifier.issn1549-8328en
dc.identifier.urihttps://hdl.handle.net/10356/95905-
dc.identifier.urihttp://hdl.handle.net/10220/11317en
dc.description.abstractA unique word-serial inner-product processor architecture is proposed to capitalize on the high-speed serial-link bus. To eliminate the input buffers and deserializers, partial products are generated immediately from the serial input data and accumulated by an array of small binary counters operating in parallel to form a reduced partial product matrix directly. The height of the resultant partial product matrix is reduced logarithmically, and hence the carry-save-adder tree needed to complete the inner-product computation is smaller and faster. The small binary counters act as active on-chip buffers to mitigate the workload of the partial product accumulator. Their ability to accumulate partial product bits faster than combinatorial full adder leads to a simple two-stage architecture of high throughput and low latency. The architecture consumes 46% less silicon area, 24% less energy per inner-product computation and 70% less total interconnect length than its merged arithmetic counterpart in 65 nm CMOS process. In addition, the architecture requires only 4 metal layers out of available 7 layers for signal and power routing. By emulating the on-chip serial-link bus architecture on both designs, it is demonstrated that the proposed design is most suited for high-speed on-chip serial-link bus architecture.en
dc.language.isoenen
dc.relation.ispartofseriesIEEE transactions on circuits and systems I : regular papersen
dc.rights© 2012 IEEE.en
dc.subjectDRNTU::Engineering::Electrical and electronic engineeringen
dc.titleAn area and energy efficient inner-product processor for serial-link bus architectureen
dc.typeJournal Articleen
dc.contributor.schoolSchool of Electrical and Electronic Engineeringen
dc.identifier.doihttp://dx.doi.org/10.1109/TCSI.2012.2220471en
item.grantfulltextnone-
item.fulltextNo Fulltext-
Appears in Collections:EEE Journal Articles

Google ScholarTM

Check

Altmetric

Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.