Please use this identifier to cite or link to this item:
|Title:||130-GHz on-chip meander slot antennas with stacked dielectric resonators in standard CMOS technology||Authors:||Hou, Debin
Goh, Wang Ling
|Keywords:||DRNTU::Engineering::Electrical and electronic engineering||Issue Date:||2012||Source:||Hou, D., Xiong, Y.-Z., Goh, W.-L., Hu, S., Hong, W., Madihian, M. (2012). 130-GHz on-chip meander slot antennas with stacked dielectric resonators in standard CMOS technology. IEEE Transactions on Antennas and Propagation, 60(9), 4102-4109.||Series/Report no.:||IEEE transactions on antennas and propagation||Abstract:||This work discusses the design methodologies of 130-GHz high gain and high efficiency on-chip meander slot antennas in a standard CMOS technology. In the proposed structure, stacked dielectric resonators (DRs) are placed on the top of the on-chip feeding element to form series-fed antenna array for antenna gain and efficiency improvement. The integrated antenna with double stacked DRs achieved a measured gain of 4.7 dBi at 130 GHz with a bandwidth of 11%. The antenna size is 0.8 ×0.9 mm2 and the simulation results indicate a radiation efficiency of 43%. To the best of our knowledge, this is the first demonstration of an on-chip antenna gain and efficiency enhancement through stacked DRs.||URI:||https://hdl.handle.net/10356/97585
|DOI:||10.1109/TAP.2012.2207077||Rights:||© 2012 IEEE.||Fulltext Permission:||none||Fulltext Availability:||No Fulltext|
|Appears in Collections:||EEE Journal Articles|
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.