Please use this identifier to cite or link to this item:
Full metadata record
DC FieldValueLanguage
dc.contributor.authorKwong, Dim Leeen
dc.contributor.authorSun, Yuanen
dc.contributor.authorSingh, Navaben
dc.contributor.authorLo, Guo-Qingen
dc.contributor.authorLi, X.en
dc.contributor.authorRamanathan, G.en
dc.contributor.authorChen, Z. X.en
dc.contributor.authorWong, S. M.en
dc.contributor.authorLi, Y.en
dc.contributor.authorShen, N. S.en
dc.contributor.authorBuddharaju, K.en
dc.contributor.authorYu, Y. H.en
dc.contributor.authorLee, S. J.en
dc.identifier.citationKwong, D. L., Li, X., Sun, Y., Ramanathan, G., Chen, Z. X., Wong, S. M., et al. (2012). Vertical silicon nanowire platform for low power electronics and clean energy applications. Journal of nanotechnology, 2012, 1-21.en
dc.description.abstractThis paper reviews the progress of the vertical top-down nanowire technology platform developed to explore novel device architectures and integration schemes for green electronics and clean energy applications. Under electronics domain, besides having ultimate scaling potential, the vertical wire offers (1) CMOS circuits with much smaller foot print as compared to planar transistor at the same technology node, (2) a natural platform for tunneling FETs, and (3) a route to fabricate stacked nonvolatile memory cells. Under clean energy harvesting area, vertical wires could provide (1) cost reduction in photovoltaic energy conversion through enhanced light trapping and (2) a fully CMOS compatible thermoelectric engine converting waste-heat into electricity. In addition to progress review, we discuss the challenges and future prospects with vertical nanowires platform.en
dc.relation.ispartofseriesJournal of nanotechnologyen
dc.rights© 2012 The Authors. This paper was published in Journal of Nanotechnology and is made available as an electronic reprint (preprint) with permission of the authors. The paper can be found at the following official DOI: []. One print or electronic copy may be made for personal use only. Systematic or multiple reproduction, distribution to multiple locations via electronic or other means, duplication of any material in this paper for a fee or for commercial purposes, or modification of the content of the paper is prohibited and is subject to penalties under law.en
dc.subjectDRNTU::Engineering::Electrical and electronic engineeringen
dc.titleVertical silicon nanowire platform for low power electronics and clean energy applicationsen
dc.typeJournal Articleen
dc.contributor.schoolSchool of Electrical and Electronic Engineeringen
dc.description.versionPublished versionen
item.fulltextWith Fulltext-
Appears in Collections:EEE Journal Articles

Citations 10

Updated on Mar 5, 2021

Citations 10

Updated on Mar 7, 2021

Page view(s) 20

Updated on Jul 6, 2022

Download(s) 5

Updated on Jul 6, 2022

Google ScholarTM




Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.