Please use this identifier to cite or link to this item:
|Title:||Positive bias-induced Vth instability in graphene field effect transistors||Authors:||Liu, W. J.
Wang, Z. R.
Zhang, J. F.
Zhu, H. L.
Tran, Xuan Anh
Ng, Geok Ing
|Keywords:||DRNTU::Engineering::Electrical and electronic engineering||Issue Date:||2012||Series/Report no.:||IEEE electron device letters||Abstract:||In this letter, we report positive bias-induced Vth instability in single and multilayer graphene field effect transistors (GFETs) with back-gate SiO2 dielectric. The ΔVth of GFETs increases as stressing time and voltage increases, and tends to saturate after long stressing time. In the meanwhile, it does not show much dependence on gate length, width, and the number of graphene layers. The 1/f noise measurement indicates no newly generated traps in SiO2/graphene interface caused by positive bias stressing. Mobility is seen to degrade with temperature in- creasing. The degradation is believed to be caused by the trapped electrons in bulk SiO2 or SiO2/graphene interface and trap generation in bulk SiO2.||URI:||https://hdl.handle.net/10356/98513
|DOI:||10.1109/LED.2011.2181150||Rights:||© 2012 IEEE.||Fulltext Permission:||none||Fulltext Availability:||No Fulltext|
|Appears in Collections:||EEE Journal Articles|
Updated on Jan 18, 2021
Updated on Jan 13, 2021
Page view(s) 50435
Updated on Jan 20, 2021
Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.