Please use this identifier to cite or link to this item:
Title: A 1.2 V 2.4 GHz low spur CMOS PLL synthesizer with a gain boosted charge pump for a batteryless transceiver
Authors: Boon, Chirn Chye
Krishna, M. Vamshi
Do, Manh Anh
Yeo, Kiat Seng
Do, Aaron V.
Wong, T. S.
Keywords: DRNTU::Engineering::Electrical and electronic engineering
Issue Date: 2012
Abstract: This paper presents a low power 1.2 V, 2.4 GHz low spur, Quadrature PLL synthesizer for IEEE 802.15.4 batteryless transceiver in CMOS 0.18 μm technology. The PLL employs a 1 MHz fully programmable divider with an improved CML 2/3 prescaler, a novel bit-cell for the programmable counters and a novel charge pump with gain-boosted technique to reduce the PLL reference spurs. The PLL consumes a power of 1.85 mW at 1.2 V power supply with the programmable divider consuming only 350 μW. The phase noise of the PLL is -112.77 dBc/Hz at 1 MHz offset and the spurs are -46.2 dB below the carrier and the PLL is successfully tested with the energy harvesting circuit.
DOI: 10.1109/RFIT.2012.6401667
Fulltext Permission: none
Fulltext Availability: No Fulltext
Appears in Collections:EEE Conference Papers

Citations 20

Updated on Sep 4, 2020

Page view(s) 5

Updated on Aug 10, 2022

Google ScholarTM




Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.