Please use this identifier to cite or link to this item:
Full metadata record
DC FieldValueLanguage
dc.contributor.authorChen, Yi-Chungen
dc.contributor.authorZhang, Weien
dc.contributor.authorLi, Haien
dc.identifier.citationChen, Y.-C., Zhang, W., & Li, H. (2012). . 17th Asia and South Pacific Design Automation Conference.en
dc.description.abstractLook Up Table (LUT) is a basic configurable logic element in Field Programmable Gate Arrays (FPGAs). In a commercial product, Static Random Access Memory (SRAM) has been widely used in each LUT to store configured logic. Recently, emerging Resistive RAM (RRAM) has attracted a lot of attention for its high density and non-volatility. In this work, we explore a novel LUT design with bipolar RRAM devices. To obtain design efficiency, a 3D high-density interleaved memory structure is introduced in the proposed LUT. The corresponding peripheral circuits were developed with TSMC 0.18μm technology node. Compared to the traditional SRAM-based FPGA, the RRAM-based LUT demonstrates advantages such as a eliminating initialization stage, a much higher density with 56% area reduction, a bit-addressable write scheme, dynamic reconfiguration, and better flexibility in supporting various configurations.en
dc.subjectDRNTU::Engineering::Computer science and engineeringen
dc.titleA look up table design with 3D bipolar RRAMsen
dc.typeConference Paperen
dc.contributor.schoolSchool of Computer Engineeringen
dc.contributor.conferenceAsia and South Pacific Design Automation Conference (17th : 2012 : Sydney, NSW)en
item.fulltextNo Fulltext-
Appears in Collections:SCSE Conference Papers

Google ScholarTM



Items in DR-NTU are protected by copyright, with all rights reserved, unless otherwise indicated.