Now showing items 1-1 of 1
0.77 fJ/bit/search content addressable memory using small match line swing and automated background checking scheme for variation tolerance
This work reports a fully parallel match-line (ML) structure with an automated background checking (ABC) scheme. MLs are pre-charged to an intermediate level by a pulsed current source to minimize power. The proposed ABC ...