

Received 23 November 2017; revised 21 December 2017; accepted 21 December 2017. Date of publication 27 December 2017; date of current version 7 May 2018. The review of this paper was arranged by Editor A. Khakifirooz.

Digital Object Identifier 10.1109/JEDS.2017.2787202

# Monolithic Integration of Si-CMOS and III-V-on-Si Through Direct Wafer Bonding Process

KWANG HONG LEE<sup>1</sup>, YUE WANG<sup>1</sup>, BING WANG<sup>1</sup>, LI ZHANG<sup>1</sup>, WARDHANA AJI SASANGKA<sup>1</sup>, SHUH CHIN GOH<sup>1</sup>, SHUYU BAO<sup>2</sup>, KENNETH E. LEE<sup>1</sup>, EUGENE A. FITZGERALD<sup>3</sup>, AND CHUAN SENG TAN<sup>2</sup> (Member, IEEE)

<sup>1</sup> Low Energy Electronics Systems, Singapore—MIT Alliance for Research and Technology, Singapore 138602

<sup>2</sup> School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798

<sup>3</sup> Department of Materials Science and Engineering, Massachusetts Institute of Technology, Cambridge, MA 02139 USA

CORRESPONDING AUTHOR: K. H. LEE (e-mail: kwanghong@smart.mit.edu); C. S. TAN (email: tancs@ntu.edu.sg)

This work was supported in part by the National Research Foundation Singapore through the Singapore MIT Alliance for Research and Technology's Low Energy Electronic Systems (LEES) IRG, and in part by NRF under Grant CRP12-2013-04. This paper is based on a paper entitled "Integration of Si-CMOS and III-V Materials Through Multi-Wafer Stacking" presented at the 2017 IEEE S3S Conference.

**ABSTRACT** Integration of silicon-complementary metal oxide-semiconductor (Si-CMOS) and III-V compound semiconductors (with device structures of either InGaAs HEMT, AlGaInP LED, GaN HEMT, or InGaN LED) on a common Si substrate is demonstrated. The Si-CMOS layer is temporarily bonded on a Si handle wafer. Another III-V/Si substrate is then bonded to the Si-CMOS containing handle wafer. Finally, the handle wafer is released to realize the Si-CMOS on III-V/Si substrate. For GaN HEMT or LED on Si substrate, additional wafer bonding step is required to replace the fragile Si (111) substrate after high temperature GaN growth with a new Si (001) wafer to improve the robustness of the GaN/Si wafers. Through this substrate replacement step, the bonded wafer pair can survive the subsequent processing steps. The monolithic integration of Si-CMOS + III-V devices on a common Si platform enables new generation of systems with more functionality, better energy efficiency, and smaller form factor.

**INDEX TERMS** Integration, wafer bonding, III-V/Si, Si-CMOS.

## I. INTRODUCTION

The miniaturization of silicon (Si) complementary metal-oxide-semiconductor (CMOS) devices which is the key booster for device performance in the semiconductor industry is now reaching fundamental and economic bottlenecks [1], [2]. Further shrinking of CMOS devices is believed to result in unreliable, variation-prone and more expensive devices [3], [4]. To address these challenges, a paradigm shift has occurred in the industry from dimensional scaling alone to materials innovation. One such example is the introduction of SiGe, Ge or III-V compound semiconductor materials, as they have unique properties for faster speed and lower power computation applications. III-V compound semiconductors have higher electron mobility than Si, they are also a suitable candidate for the fabrication of high-electron-mobility transistors (HEMTs) [5]–[8]. In addition, most of the III-V compound semiconductors are direct bandgap materials. They can be used as a hybrid light source in a silicon photonics platform in order to

enhance the performance and design flexibility of optical interconnects [9]–[12]. Such III-V/Si hybrid devices would compensate for the poor ability of Si to emit light and open up new circuit capabilities and applications beyond communication such as sensing and optical computation.

Unfortunately, III-V bulk substrates present very high acceptance barrier to Si foundries as they impose a higher risk of cross-contamination. In addition, the wafer sizes of III-V materials are usually smaller (6 inches or smaller) and this results in a higher cost per -device/-chip during processing/production. Hence, this work focuses on the monolithic integration of III-V compound semiconductors and Si-CMOS on a common Si substrate. Through this approach, the cross-contamination issue can be addressed and mass production can be realized as we can leverage well-established Si-CMOS technology and business models. Most importantly, the heterogeneous integration of III-V devices with Si-CMOS on Si substrates will enable the realization of integrated circuits that take advantage of the superior

performance of III–V devices and the high integration density of Si-CMOS, which opens up ample opportunities for new circuit applications and capabilities in the RF, mixed-signal, and optical spaces [13]–[19].

In the conventional hybrid approach, Si and III–V circuits are fabricated and packaged separately, and then assembled on a carrier substrate (e.g., PCB). This approach is confronted by long interconnect distances and high losses, which affect performance, form factor, power consumption, cost, and complexity. For III/V-Si hybrid integration, direct epitaxial growth of III-V compounds on Si substrates allows for III-V and Si CMOS devices to be closely-spaced for integration. Recently, Si-CMOS/InP HBT/Si (001) [20] and Si-CMOS/GaN HEMT/Si (111) [13] hybrid wafers have been demonstrated successfully, but special starting wafers are required. For the Si-CMOS/InP HBT/Si (001), silicon on lattice-engineered substrate (SOLES) which contains a buried Ge template layer for enabling the direct growth of high-quality III–V epitaxial material in windows directly on the Si substrate is required. Conversely, a modified SOI substrate with Si (001) as top layer, and Si (111) as substrate, is used in Si-CMOS/GaN HEMT/Si (111) work. The process flows to realize the Si-CMOS+III-V devices in both cases are: (i) fabrication of SOLES or the modified SOI substrates through fusion bonding, (ii) fabrication of Si-CMOS devices; (iii) formation of III-V windows; (iv) epitaxial growth of III-V materials in the windows; (v) fabrication of III-V devices; (vi) formation of multilayer interconnects. Some of the known drawbacks of this approach are: (i) inability to process the CMOS and III-V materials separately, hence cross-contamination might become an issue, (ii) different starting wafers need to be prepared, and (iii) sub-optimal III-V growth temperatures in the windows to avoid high temperatures typically used for III-V growth (i.e., 600–800°C for III-As/P growth and 1000–1300°C for III-N growth), which would severely degrade the CMOS transistors.

On the other hand, wafer bonding is another promising approach to integrate III-V materials on Si substrates [21]–[24]. In this work, wafer bonding is utilized in a different process flow to integrate III-V/Si substrates and Si-CMOS wafers on common platforms to realize novel side-by-side hybrid circuits, all within a single chip, while avoiding the exposure of the Si CMOS devices to high III-V growth temperatures. Building on previous work [21], [22], this study demonstrates for the first time the integration of functional Si-CMOS devices on SOI wafers and III-V device layers on Si substrates. All wafers are 200 mm in diameter. The III-V device layers can be either InGaAs HEMT, AlGaInP LED, GaN HEMT or GaN LED. The challenges of integration will be discussed and addressed in this study as well.

## II. EXPERIMENT


Several sets of wafers were prepared: (i) Si (001) wafers, (ii) functional Si-CMOS devices on SOI substrates that have undergone front-end-of-line (FEOL) processing only in Si

foundries, Fig. 1 (a), (iii) InGaAs HEMT or AlGaInP LED device structures on GaAs/Ge/Si (001) wafers, and (iv) GaN HEMT or LED on Si (111) wafers. The Si-CMOS/SOI substrates used in this study consisted of Si (1  $\mu\text{m}$ ) and buried oxide (BOX, 0.4  $\mu\text{m}$  by thermal oxidation) layers. The InGaAs HEMT and AlGaInP LED epitaxial films were grown directly on the GaAs/Ge/Si (001) wafers with 6° off-cut toward the [110] direction. The GaN HEMT and LED epilayers were grown on Si (111) substrates. All III-V epilayers were grown by metalorganic chemical vapor deposition (MOCVD), and all wafers used were 200 mm in diameter. The details of these growths have been published in previous reports [25]–[30].

In our process, a 500 nm oxide layer was deposited onto the Si-CMOS/SOI wafer by plasma-enhanced chemical vapor deposition (PECVD). Additional densification was carried out to eliminate the residual gas molecules and by-products incorporated into the layer during oxide deposition. The densification process was carried out at 600 °C in N<sub>2</sub> environment. After densification, the oxide surface was planarized by chemical mechanical planarization (CMP). The SOI (after PECVD oxide deposition and CMP) and Si handle wafers were subjected to O<sub>2</sub> plasma exposure, followed by rinsing them with deionized water and then spin drying in a spin rinse dryer (SRD). O<sub>2</sub> plasma exposure increase the surface hydrophilicity (water droplet surface contact angle <5°) of the dielectric. The rinsing step is necessary to clean the wafers surfaces and to populate the surface with hydroxyl (OH) groups at a sufficiently high density to initiate wafer bonding. The post-bonding annealing of the bonded wafer pair was carried out at 300 °C in an atmospheric pressure N<sub>2</sub> ambient for 3 hours to further increase the bond strength (Fig. 1 (b)). The Si substrate from the SOI wafer was then removed by a combination of mechanical grinding and wet etching in tetramethylammonium hydroxide (TMAH) solution. Prior to wet-etching in the TMAH solution, the back side of the Si handle wafer was protected with a protective film. Since the BOX layer acted as an etch-stop layer, the Si-CMOS layer was temporarily attached to the Si handle wafer as depicted in Fig. 1 (c).

The BOX layer was then removed and replaced with PECVD oxide (with densification and planarization) and PECVD Si<sub>3</sub>N<sub>4</sub> (with densification) layers as illustrated in Fig. 1 (d) [21], [22] to address issues with pinholes and outgassing. The III-V/Si wafers (InGaAs HEMT, AlGaInP LED, GaN HEMT or GaN LED wafers) were also subjected to the same PECVD oxide and nitride deposition processes. After that, the Si-CMOS-handle wafer was bonded to one of the III-V/Si substrates, as shown in Fig. 1 (e). Similar grinding and wet-etching processes were carried out to remove the Si handle wafer to realize the Si-CMOS/III-V/Si wafer depicted in Fig. 1 (f). The overall process flow is schematically summarized in Fig. 1.

An infrared (IR) camera was used to verify the bonding quality of the bonded wafer pair after the first and second bonding processes. Since the materials are transparent to IR,



**FIGURE 1.** Schematic of the process flow to realize the integrated CMOS + III-As/P HEMT or LED on a common Si (001) wafer. (a) Si-CMOS on a SOI wafer. (b) First wafer bonding between the Si-CMOS on SOI and a Si handle wafers. (c) Removal of the Si substrate from the SOI wafer. (d) Removal of the BOX layer and deposition of  $\text{SiO}_2$  and  $\text{SiN}$  layers. (e) Second wafer bonding between the Si-CMOS-containing handle and a III-As/P HEMT or LED wafer. (f) Removal of the Si handle to realize the integrated Si-CMOS on III-As/P HEMT or LED wafer.

interfacial voids can be observed by transmitting IR light through one side of the bonded wafer pair and observing from the other side with an IR camera. Transmission electron microscopy (TEM) with an operating voltage of 200 kV was used to examine the bonding interfaces.


### III. RESULTS AND DISCUSSION

#### A. SI-CMOS + INGAAS HEMT OR ALGAINP LED WAFER

The bonding quality of the first bonded wafer pair between Si-CMOS/SOI wafer and Si handle wafer is inspected by the IR camera as shown in Fig. 2 (a). The bonding is excellent with no observable voids or particles found from the IR image.

The Si from the SOI wafer was then ground down to  $50\ \mu\text{m}$  and the remaining Si was etched chemically in TMAH solution (Fig. 1 (c) of the overall process). The wafer was immersed in the TMAH for a longer duration to make sure that the Si was completely removed. Although TMAH is known to have excellent selectivity over thermal oxide, the extended exposure to TMAH results in the presence of pin-holes on the exposed BOX surface. The defects will lead to unsuccessful bonding with multiple voids in the subsequent wafer bonding steps. To address this problem, we discovered that replacing the BOX layer with a PECVD  $\text{SiO}_2$  layer was the most effective way as compared with other methods.

The defective BOX layer was completely removed in HF solution ( $\text{HF} : \text{H}_2\text{O} = 1 : 10$ ) and replaced with a PECVD oxide layer. CMP was carried out to smoothen the PECVD oxide layer. A thin PECVD  $\text{Si}_3\text{N}_4$  film was then deposited and densified on the smoothened PECVD oxide layer. The thin nitride layer can prevent outgassing (such as in the case of direct PECVD oxide to PECVD oxide bonding) which generates voids at the bonding interface. After that,




**FIGURE 2.** Infrared (IR) images of (a) the first bonding between a Si-CMOS/SOI wafer and a Si handle wafer and (b) the second bonding between the bonded Si-CMOS containing handle and an AlGaInP LED wafer. From the IR images, no observable voids are found in the bonded wafer pair. (c) Photograph of the bonded Si-CMOS + AlGaInP LED wafer after the Si handle is removed. (d) Cross-sectional TEM image of the bonded Si-CMOS + AlGaInP LED wafer. All data shown are from 200 mm diameter wafers.

the wafer was bonded to an InGaAs HEMT or AlGaInP LED wafer (after similar oxide, nitride deposition and densification processes were carried out on the latter wafer as described above). The bonding quality is excellent and no observable voids are found from the IR image as shown in Fig. 2(b). Fig. 2(c) shows that the Si-CMOS + AlGaInP LED wafer has excellent bonding yield after the Si handle is removed.

The cross-sectional TEM image in Fig. 2(d) shows the layer stack of Si-CMOS + AlGaInP LED after the removal of the Si handle wafer from the second bonding. No micro voids were observed at the bonding interface between the two PECVD  $\text{Si}_3\text{N}_4$  layers. This indicates that a uniform and flawless bond was established successfully at the microscale level.

Non-destructive characterization techniques, such as high-resolution x-ray diffraction (HRXRD) and wafer curvature measurements, were used on the wafers before and after the wafer bonding processes to confirm that the properties of the AlGaInP LED wafer were not affected by the wafer bonding processes. From the reciprocal space map (RSM) as shown in Fig. 3, the peak positions and full-widths at half maximum (FWHMs) of the p-AlGaInP, Ge+GaAs, and n-AlGaInP layers are not altered significantly after the wafer bonding processes, thereby confirming that the film integrity was not compromised.

The wafer curvatures of the as-received Si-CMOS wafer ( $+84\ \mu\text{m}$ ), as-grown AlGaInP LED wafer ( $-51\ \mu\text{m}$ ), and




**FIGURE 3.** Symmetric (004) reciprocal space map (RSM) of a AlGaInP LED structure (a) before and (b) after wafer bonding measured from high resolution X-ray diffraction (HRXRD). (c), and (d) are the asymmetric (224) RSM of an AlGaInP LED structure before, and after wafer bonding, respectively.

Si-CMOS+AlGaInP LED wafer ( $-58\mu\text{m}$ ) after the wafer bonding processes are shown in Fig. 4. The wafer curvature of the Si-CMOS+AlGaInP LED wafer is still within the specification of  $\pm 75\mu\text{m}$  which is one of the prerequisites for re-entry of the wafers into CMOS foundries' back-end-of-line (BEOL) processes.

After the successful demonstration of the integration of Si-CMOS + AlInGaP LED, the next step is to fabricate the AlInGaP LED devices and send the integrated wafers back to the Si foundries for BEOL processes to interconnect the Si-CMOS and AlGaInP LED devices together. The preliminary results related to the electrical and optical properties of these integrated devices are discussed. In particular, we investigated the effects of the thermal processing (up to  $750\text{ }^\circ\text{C}$ ) used for our wafer bonding on the Si-CMOS (Si-CMOS on Si wafers processed by both FEOL and BEOL processes,  $750\text{ }^\circ\text{C}$  for 30 seconds  $\times$  2 cycles) and AlInGaP LED wafers ( $600\text{ }^\circ\text{C}$  for 12 hours).

For Si-CMOS, the electrical tests were based on the foundry's proprietary test structures. We studied the changes in key  $0.18\mu\text{m}$  CMOS device parameters, such as  $V_t$ ,  $I_{dsat}$ ,  $I_{off}$ , and  $BV$  for 1.8 and 3.3 V MOS devices, respectively, and  $R_{sh}$  for poly resistors. The additional thermal processing budget led to a  $< 3\%$  variation from the foundry baseline in all the key parameters, confirming that the wafer bonding process flow that we have developed in this work is compatible with the  $0.18\mu\text{m}$  CMOS used.

Photoluminescence (PL) spectra at a fixed input laser power of 20 mW of the AlGaInP LED wafer before and after the thermal processing are shown in Fig. 5(a). A minor




**FIGURE 4.** Wafer curvature measurements on the (a) as-received Si-CMOS wafer, (b) as-grown AlGaInP LED wafer and (c) Si-CMOS + AlGaInP LED wafer.


shift of the peak wavelength from 664.9 nm (before) to 665.6 nm (after) was observed which is within the wavelength non-uniformity ( $\pm 2\text{ nm}$ ) across the entire 200 mm wafer.  $I$ - $V$  characteristics and electroluminescence (EL) spectra of the AlGaInP LED wafer before and after the thermal processing are shown in Fig. 5(b) and (c), respectively. After thermal processing, a higher leakage current as well as higher operating current were observed. The ideality factor was degraded slightly from 1.34 (before) to 1.43 (after). The EL intensity of the AlGaInP LED wafer after thermal processing was enhanced. Most importantly, a negligible peak emission wavelength shift from 666.4 nm to 667.2 nm was observed. We believe that the degradation that is observed in the  $I$ - $V$  curves could be due to several factors, e.g., process variations between the samples during the device fabrication, sensitivity of As/P material systems to high temperature treatments, etc. Hence, from the negligible peak wavelength shift and slight degradation in the  $I$ - $V$  performance, we can conclude that the thermal processing may causes minor changes to the AlInGaP LED devices' performances.

## B. SI-CMOS + GAN HEMT/LED WAFERS

Although similar preparation and bonding steps as described in Section III-A were carried out to demonstrate the integration of Si-CMOS + GaN HEMT/LED wafers,  $\sim 50\%$  of the GaN HEMT/LED wafers were fragile and broke during the processes. This is mainly because the robustness of the Si (111) wafers were weakened and they becomes brittle after high temperature GaN growth due to slip line formation at the wafer edge as shown in Fig. 6. The slip lines originate from the edge of the wafer and propagate toward the center of the wafer. Minimizing radial temperature differences across the 200 mm Si wafer during growth through the optimization of heater zone settings is one key way to




**FIGURE 5.** (a) Photoluminescence (PL), (b) I-V, and (c) electroluminescence (EL) measurements of the AlGaInP LED samples before and after the thermal processing.



**FIGURE 6.** Schematic illustration of the structure of GaN/Si substrate and Nomarski microscopic image of edge region of the GaN/Si wafer. The slip lines originate from the edge of the wafer and propagate toward the center of the wafer.

reduce slip line formation and wafer fragility, but it is not possible to fully eliminate vertical temperature differences through the wafer as heating is only performed on the back-side of the wafer in our MOCVD reactor. Thus, in almost all cases, wafer fragility remains an issue due to the high growth temperatures involved in III-nitride on Si epitaxy. Additionally, the AlGaIn buffers and subsequent GaN layers contribute different levels of stress and build up the stress levels on the Si (111) substrate which ultimately makes the Si substrate even more fragile.


In order to address this issue, the fragile Si (111) substrate can be replaced by a new Si (001) substrate through another wafer bonding step. A PECVD SiO<sub>2</sub> layer was deposited



**FIGURE 7.** Schematic of the updated process flow to realize the integrated Si-CMOS + III-N HEMT or LED on a common Si (001) wafer. The Si (111) substrate of the III-N HEMT or LED wafer is replaced by a fresh Si (001) wafer.

onto the GaN HEMT/LED on the Si (111) wafer. After that, densification and CMP processes were carried out. A Si donor wafer was then attached to the GaN HEMT/LED wafer and then the bonded wafer pair was annealed. The Si (111) substrate was removed through mechanical grinding and wet-chemical etching. In this case, HNA solution (hydrofluoric + nitric + acetic acids) was used to remove the remaining Si (111) substrate. The III-N buffer layers are now exposed. These buffer layers can be removed, depending on application or process requirements. The buffer removal step can further reduce the stress levels and improve the robustness of the final GaN HEMT/LED on Si (001) wafer. Subsequently, another PECVD SiO<sub>2</sub> film was deposited on the GaN HEMT/LED-containing Si donor and Si (001) carrier substrates. Similar densification, CMP and PECVD nitride deposition steps were carried out. The two wafers were then bonded together and annealed. The Si donor wafer was removed to realize the GaN HEMT/LED on a fresh Si (001) carrier substrate. The GaN HEMT/LED on the Si (001) wafer was then bonded to the Si-CMOS-containing handle wafer and the handle wafer was removed to realize the Si-CMOS + GaN HEMT/LED wafer. The overall process flow, specially designed for the Si-CMOS + GaN HEMT/LED-on-Si (001) substrates, is schematically shown in Fig. 7.


Through this substrate replacement method, whereby the Si (111) wafer was replaced by the Si (001) wafer, the wafer breakage rate of the GaN HEMT/LED on the Si (001) substrate is reduced drastically, from 50% (before) to 0% (after) without removal of the buffer layers. Hence, the GaN HEMT/LED wafers can be handled and processed using regular process steps without the need for additional precautions.



**FIGURE 8.** Infrared (IR) images show (a) first bonding between a GaN HEMT-on-Si (111) substrate and a Si donor wafer and (b) second bonding between the GaN-HEMT-donor and a fresh Si (001) carrier wafer. From the images, no observable voids are found in the bonded wafer pair. (c) IR image and (d) photograph of a bonded Si-CMOS + GaN HEMT wafer (with substrate replacement process) with 200 mm diameter Si (001) substrate. From the images, the overall bonding quality is degraded with some trapped particles between the bonded pair and further improvement is required.

Fig. 8 (a) and (b) show the IR images of the first bonding and second bonding of the substrate replacement process. The bonding is excellent with no observable voids or particles found from the IR images. Fig. 8 (c) shows the IR image of Si-CMOS-containing handle wafer + GaN HEMT wafer on Si (001) substrate and some unbonded areas are observed after 4 bonding steps due to the presence of undesired particles. The corresponding photo after the Si handle wafer was removed is shown in Fig. 8 (d). The unbonded areas shown in Fig. 8 (c) were peeled off after the Si handle was removed. In the research environment, particles are one of the main challenges. However, particle count can be controlled to a sufficiently low level to build integrated circuit prototypes using optimized cleaning and handling methods. Fortunately, modern wafer bonding equipment minimizes particles due to reduced human handling, controlled clean environments and *in-situ* cleaning.

From the HRXRD analysis shown in Fig. 9 (a), the peak positions of the InGaN MQWs, GaN, AlGaN 2 layers are not altered significantly after the wafer bonding processes (with Si-CMOS and substrate replacement). However, AlGaN 1 and AlN layers are removed unintentionally during the removal of the Si (111) substrate in HNA solution. *I-V* and EL of the GaN LED wafer before and after the thermal processing (600 °C for 12 hours) are shown in Fig. 9 (b) and (c), respectively. Similar *I-V* characteristics and ideality factor of 1.68 are achieved. In addition, similar EL intensity with a negligible shift in peak wavelength from 466.2 nm to



**FIGURE 9.** (a) Symmetric (002) high resolution x-ray diffraction (HRXRD) of a GaN LED structure before and after wafer bonding processes with Si-CMOS and substrate replacement. (b) *I-V*, and (c) electroluminescence (EL) measurements of the GaN LED samples before and after the thermal processing.

464.6 nm is observed which is within the peak wavelength variation ( $\pm 1.4$  nm) across the diameter of the 200 mm GaN LED-on-Si wafer. Hence, from these results, we concluded that the thermal treatments do not affect the GaN LED devices' performances in any significantly way.

Through direct wafer bonding processes, integration of Si-CMOS and III-V compound materials on a common Si substrate become possible. III-V devices and Si CMOS devices are integrated for the first time in similar fashion and scale as traditional VLSI/ULSI CMOS devices. This paves the way for new circuits and applications such as ultra-efficient circuits for handheld, mobile or remote applications; self-sensing and self-tuning/self-configuring circuits; RGB (red, green, blue) micro-LED arrays with control circuitry, etc.

#### IV. CONCLUSION

In summary, monolithic integration of Si-CMOS and III-V compound semiconductors on a common Si substrate has been demonstrated successfully. Defects on the BOX can be overcome by replacing the BOX layer with PECVD SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub> layers and void-free bonding can be achieved. The fragility of the GaN HEMT/LED on Si (111) wafers can be addressed by replacing the Si (111) substrate with a fresh Si (001) substrate. Although two additional bonding steps are involved, the yield is improved significantly. Monolithic integration offers the ability to use different materials for different circuit and device components of a system, allowing different circuit functional blocks to be optimized, therefore leads to overall improvement in performance of a system in terms of speed, power consumption, and form factor.

## REFERENCES

- [1] S. Deleonibus, "Physical and technological limitations of nanoCMOS devices to the end of the roadmap and beyond," *Eur. Phys. J. Appl. Phys.*, vol. 36, no. 3, pp. 197–214, Jan. 2007. [Online]. Available: <http://www.epjap.org/articles/epjap/abs/2006/12/ap06192/ap06192.html>
- [2] *International Technology Roadmap for Semiconductor*. Accessed: Nov. 20, 2017. [Online]. Available: <http://www.itrs2.net/>
- [3] H.-S. P. Wong, D. J. Frank, P. M. Solomon, C. H. J. Wann, and J. J. Welsler, "Nanoscale CMOS," *Proc. IEEE*, vol. 87, no. 4, pp. 537–570, Apr. 1999. [Online]. Available: <http://ieeexplore.ieee.org/document/752515/>
- [4] L. R. Harriott, "Limits of lithography," *Proc. IEEE*, vol. 89, no. 3, pp. 366–374, Mar. 2001. [Online]. Available: <http://ieeexplore.ieee.org/document/915379/>
- [5] M. Passlack *et al.*, "High mobility III-V MOSFETs for RF and digital applications," in *Proc. IEEE Int. Electron Devices Meeting*, Washington, DC, USA, 2007, pp. 621–624.
- [6] D.-H. Kim and J. A. del Alamo, "30 nm E-mode InAs PHEMTs for THz and future logic applications," in *Proc. IEEE Int. Electron Devices Meeting*, San Francisco, CA, USA, 2008, pp. 719–722.
- [7] G. Dewey *et al.*, "Carrier transport in high-mobility III-V quantum-well transistors and performance impact for high-speed low-power logic applications," *IEEE Electron Device Lett.*, vol. 29, no. 10, pp. 1094–1097, Oct. 2008. [Online]. Available: <http://ieeexplore.ieee.org/document/4623122/>
- [8] D. Kohen *et al.*, "Heteroepitaxial growth of In<sub>0.30</sub>Ga<sub>0.70</sub>As high-electron mobility transistor on 200 mm silicon substrate using metamorphic graded buffer," *AIP Adv.*, vol. 6, no. 8, Aug. 2016, Art. no. 085106. [Online]. Available: <http://aip.scitation.org/doi/full/10.1063/1.4961025>
- [9] K. Tanabe, D. Guimard, D. Bordel, S. Iwamoto, and Y. Arakawa, "Electrically pumped 1.3  $\mu\text{m}$  room-temperature InAs/GaAs quantum dot lasers on Si substrates by metal-mediated wafer bonding and layer transfer," *Opt. Exp.*, vol. 18, no. 10, pp. 10604–10608, May 2010. [Online]. Available: <https://www.osapublishing.org/oe/abstract.cfm?uri=oe-18-10-10604>
- [10] J. Yoon *et al.*, "GaAs photovoltaics and optoelectronics using releasable multilayer epitaxial assemblies," *Nature*, vol. 465, no. 7296, pp. 329–333, Mar. 2010. [Online]. Available: <https://www.nature.com/articles/nature09054>
- [11] R.-H. Kim *et al.*, "Waterproof AlInGaP optoelectronics on stretchable substrates with applications in biomedicine and robotics," *Nat. Mater.*, vol. 9, no. 11, pp. 929–937, Oct. 2010. [Online]. Available: <https://www.nature.com/articles/nmat2879>
- [12] H. Ko *et al.*, "Ultrathin compound semiconductor on insulator layers for high-performance nanoscale transistors," *Nature*, vol. 468, no. 7321, pp. 286–289, Nov. 2010. [Online]. Available: <https://www.nature.com/articles/nature09541>
- [13] W. E. Hoke *et al.*, "Monolithic integration of silicon CMOS and GaN transistors in a current mirror circuit," *J. Vac. Sci. Technol. B.*, vol. 30, no. 2, Dec. 2012, Art. no. 02B101. [Online]. Available: <http://avs.scitation.org/doi/abs/10.1116/1.3665220>
- [14] K. Tsuchiyama *et al.*, "Monolithic integration of Si-MOSFET and GaN-LED using Si/SiO<sub>2</sub>/GaN-LED wafer," *Appl. Phys. Exp.*, vol. 9, no. 10, Sep. 2016, Art. no. 104101. [Online]. Available: <http://iopscience.iop.org/article/10.7567/APEX.9.104101/meta>
- [15] T. E. Kazior, "Beyond CMOS: Heterogeneous integration of III-V devices, RF MEMS and other dissimilar materials/devices with Si CMOS to create intelligent microsystems," *Philosoph. Trans. Roy. Soc. A Math. Phys. Eng. Sci.*, vol. 372, no. 2012, Feb. 2014, Art. no. 20130105. [Online]. Available: <http://rsta.royalsocietypublishing.org/content/372/2012/20130105>
- [16] K. Tsuchiyama, K. Yamane, H. Sekiguchi, H. Okada, and A. Wakahra, "Fabrication of Si/SiO<sub>2</sub>/GaN structure by surface-activated bonding for monolithic integration of optoelectronic devices," *Jpn. J. Appl. Phys.*, vol. 55, no. 5, May 2016, Art. no. 05FL01. [Online]. Available: <http://iopscience.iop.org/article/10.7567/JJAP.55.05FL01/meta>
- [17] S.-B. Shin *et al.*, "Integration of micro-light-emitting-diode arrays and silicon driver for heterogeneous optoelectronic integrated circuit device," *Jpn. J. Appl. Phys.*, vol. 50, no. 4, Apr. 2011, Art. no. 04DG12. [Online]. Available: <http://iopscience.iop.org/article/10.1143/JJAP.50.04DG12>
- [18] K. Yamane *et al.*, "Operation of monolithically-integrated digital circuits with light emitting diodes fabricated in lattice-matched Si/III-V-N/Si heterostructure," *Appl. Phys. Exp.*, vol. 3, no. 7, Jun. 2010, Art. no. 074201. [Online]. Available: <http://iopscience.iop.org/article/10.1143/APEX.3.074201>
- [19] V. Deshpande *et al.*, "Three-dimensional monolithic integration of III-V and Si (Ge) FETs for hybrid CMOS and beyond," *Jpn. J. Appl. Phys.*, vol. 56, no. 4, Mar. 2017, Art. no. 04CA05. [Online]. Available: <http://iopscience.iop.org/article/10.7567/JJAP.56.04CA05/meta>
- [20] E. A. Fitzgerald *et al.*, "Monolithic III-V/Si integration," *ECS Trans.*, vol. 19, no. 5, pp. 345–350, May 2009. [Online]. Available: <http://ecst.ecsdl.org/content/19/5/345>
- [21] K. H. Lee, S. Bao, E. Fitzgerald, and C. S. Tan, "Integration of III-V materials and Si-CMOS through double layer transfer process," *Jpn. J. Appl. Phys.*, vol. 54, no. 3, Jan. 2015, Art. no. 030209. [Online]. Available: <http://iopscience.iop.org/article/10.7567/JJAP.54.030209/meta>
- [22] K. H. Lee *et al.*, "Monolithic integration of III-V HEMT and Si-CMOS through TSV-less 3D wafer stacking," in *Proc. IEEE 65th Electron. Compon. Technol. Conf. (ECTC)*, San Diego, CA, USA, 2015, pp. 560–565.
- [23] J. Widiez *et al.*, "300 mm InGaAs-on-insulator substrates fabricated using direct wafer bonding and the smart cut™ technology," *Jpn. J. Appl. Phys.*, vol. 55, no. 4, Mar. 2016, Art. no. 04EB10. [Online]. Available: <http://iopscience.iop.org/article/10.7567/JJAP.55.04EB10/meta>
- [24] K. H. Lee *et al.*, "Integration of GaAs, GaN, and Si-CMOS on a common 200 mm Si substrate through multilayer transfer process," *Appl. Phys. Exp.*, vol. 9, no. 8, 2016, Art. no. 086501. [Online]. Available: <http://iopscience.iop.org/article/10.7567/APEX.9.086501/meta>
- [25] K. H. Lee, A. Jandl, Y. H. Tan, E. A. Fitzgerald, and C. S. Tan, "Growth and characterization of germanium epitaxial film on silicon (001) with germane precursor in metal organic chemical vapour deposition (MOCVD) chamber," *AIP Adv.*, vol. 3, no. 9, Sep. 2013, Art. no. 092123. [Online]. Available: <http://aip.scitation.org/doi/full/10.1063/1.4822424>
- [26] D. Kohen *et al.*, "The role of AsH<sub>3</sub> partial pressure on anti-phase boundary in GaAs-on-Ge grown by MOCVD—Application to a 200 mm GaAs virtual substrate," *J. Cryst. Growth*, vol. 421, pp. 58–65, Jul. 2015. [Online]. Available: <http://www.sciencedirect.com/science/article/pii/S0022024815002857>
- [27] B. Wang *et al.*, "Red InGaP light-emitting diodes epitaxially grown on engineered Ge-on-Si substrates," in *Proc. SPIE*, San Francisco, CA, USA, 2016, Art. no. 97681J-1.
- [28] B. Wang *et al.*, "Control wafer bow of InGaP on 200 mm Si by strain engineering," *Semicond. Sci. Technol.*, vol. 32, no. 12, Nov. 2017, Art. no. 125013. [Online]. Available: <http://iopscience.iop.org/article/10.1088/1361-6641/aa952e/meta>
- [29] L. Zhang *et al.*, "MOCVD growth of GaN on SEMI-spec 200 mm Si," *Semicond. Sci. Technol.*, vol. 32, no. 6, Mar. 2017, Art. no. 065001. [Online]. Available: <http://iopscience.iop.org/article/10.1088/1361-6641/aa681c/meta>
- [30] L. Zhang, K. E. Lee, E. A. Fitzgerald, S. Chua, "Metalorganic chemical vapour deposition (MOCVD) growth of GaN on foundry compatible 200 mm Si," in *Handbook of Solid-State Lighting and LEDs*, 1st ed. Boca Raton, FL, USA: CRC Press, 2017, pp. 571–615.



**KWANG HONG LEE** received the B.Eng. (Hons.) and Ph.D. degrees in materials science and engineering from Nanyang Technological University, Singapore, in 2006 and 2011, respectively. He is currently a Principal Research Scientist with the Singapore–MIT Alliance for Research and Technology, working on creating novel combinations of materials with silicon for use in monolithic processes.



**YUE WANG** received the B.Eng. (Hons.) and Ph.D. degrees in electrical and computer engineering from the National University of Singapore, in 2010 and 2016, respectively. She is currently a Post-Doctoral Researcher with the Singapore—MIT Alliance for Research and Technology. Her research interest is monolithic integration of III-V electronic and optoelectronic devices on silicon.



**SHUYU BAO** received the B.Eng. (Hons.) degree in materials engineering from Nanyang Technological University, Singapore, in 2013, where she is currently pursuing the Ph.D. degree with the School of Electrical and Electronic Engineering. Her research interests include alternative insulator materials, low temperature wafer bonding, and development of advanced engineered substrate. She was a recipient of the SMART Graduate Fellowship.



**BING WANG** received the B.S. degree in electronic science and technology from Zhengzhou University, Zhengzhou, China, in 2005, the M.S. degree in optical engineering from the Huazhong University of Science and Technology, Wuhan, China, in 2007, and the Ph.D. degree in communication and information systems from Peking University, Beijing, China, in 2012. He joined the Singapore—MIT Alliance for Research and Technology, in 2012, as a Post-Doctoral Associate, where he is currently a Research Scientist. His

current research interests are integration of III-V semiconductor LEDs with Si-CMOS, optoelectronic devices, integrated photonics, and optical interconnect systems.



**KENNETH E. LEE** received the B.S. and M.S. degrees from UIUC, in 1998 and 1999, respectively, and the Ph.D. degree from MIT, in 2009, all in electrical engineering. He is the Scientific Director of the Low Energy Electronic Systems Center, Singapore—MIT Alliance for Research and Technology. He drives the core program effort to create a hybrid III-V + CMOS integrated circuit platform based on foundry-standard CMOS process flows, to enable new integrated electronic and photonic systems. He had prior stints in the

Singapore's Ministry of Defence, Temasek Laboratories, NTU, and DSO National Laboratories.



**LI ZHANG** received the B.Eng. (Hons.) and B.A. degrees in electrical engineering and economics from the National University of Singapore, in 2010, and the Ph.D. degree from the NUS Graduate School for Integrative Science and Engineering, National University of Singapore, in 2016. He is currently a Post-Doctoral Associate with the Singapore—MIT Alliance for Research and Technology, working on epitaxy and fabrication of GaN devices on 200-mm SEMI-spec Si platform. His research interests are GaN-on-Si

epitaxy and integrated GaN LED/Si CMOS platform.



**EUGENE A. FITZGERALD** is the Merton C. Flemings SMA Professor of Materials Engineering with the Massachusetts Institute of Technology. He is a Lead Principal Investigator with the Singapore—MIT Alliance for Research and Technology, Singapore.



**WARDHANA AJI SASANGKA** received the Ph.D. degree in advanced materials science for micro- and nano-system from Nanyang Technological University, in 2012. Since then, he joined the Singapore—MIT Alliance for Research and Technology, as a Research Scientist. He has broad research interests such as GaN reliability, nanowires growth, thin film interdiffusion, and crystal defect characterization. He is an Active Member of the Organizing Committee in the International Symposium on the Physical and

Failure Analysis of Integrated Circuits.



**CHUAN SENG TAN** (S'00–M'07) received the Ph.D. degree in electrical engineering from the Massachusetts Institute of Technology, Cambridge, MA, USA, in 2006. He is currently an Associate Professor with the School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore.

**SHUH CHIN GOH**, photograph and biography not available at the time of publication.